

Please type a plus sign (+) inside this box --

+

Approved for use through 09/30/2000 OMB 0651-0032  
Patent and Trademark Office U S DEPARTMENT OF COMMERCE  
PTO/SB/05 (1998)

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

# UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No. 0756-2011

First Inventor or Application Identifier: Shunpei YAMAZAKI et al.

Title: SEMICONDUCTOR DEVICE HAVING SEMICONDUCTOR  
CIRCUIT COMPRISING SEMICONDUCTOR ELEMENT, AND  
METHOD FOR MANUFACTURING SAME

Express Mail Label No.

## APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

## ADDRESS TO:

Assistant Commissioner for Patents  
Box Patent Application  
Washington, DC 20231

1. ☐ Fee Transmittal Form (e.g., PTO/SB/17)  
(Submit an original, and a duplicate for fee processing)
2. ☒ Specification Total Pages [54]  
(preferred arrangement set forth below)
  - Descriptive title of the Invention
  - Cross References to Related Applications
  - Statement Regarding Fed sponsored R & D
  - Reference to Microfiche Appendix
  - Background of the Invention
  - Brief Summary of the Invention
  - Brief Description of the Drawings (if filed)
  - Detailed Description
  - Claim(s)
  - Abstract of the Disclosure
3. ☒ Drawing(s) (35 USC 113) Total Sheets [13]
4. ☐ Oath or Declaration Total Pages [ ]
  - a. ☐ Newly executed (original or copy)
  - b. ☐ Copy from a prior application (37 CFR 1.63(d))  
(for continuation/divisional with Box 17 completed)  
[Note Box 5 below]
    - i. ☐ DELETION OF INVENTOR(S)  
Signed statement attached deleting  
inventor(s) named in the prior application,  
see 37 CFR 1.63(d)(2) and 1.33(b).
5. ☐ Incorporation By Reference (useable if Box 4b is checked)  
The entire disclosure of the prior application, from which a  
copy of the oath or declaration is supplied under Box 4b,  
is considered to be part of the disclosure of the  
accompanying application and is hereby incorporated by  
reference therein.

6. ☐ Microfiche Computer Program (Appendix)
7. Nucleotide and/or Amino Acid Sequence Submission  
(if applicable, all necessary)
  - a. ☐ Computer Readable Copy
  - b. ☐ Paper Copy (identical to computer copy)
  - c. ☐ Statement verifying identity of above copies

## ACCOMPANYING APPLICATION PARTS

8. ☐ Assignment Papers (cover sheet & document(s))
9. ☐ 37 CFR 3.73(b) Statement ☐ Power of Attorney  
(when there is an assignee)
10. ☐ English Translation Document (if applicable)
11. ☒ Information Disclosure Statement ☒ Copies of IDS  
(IDS)/PTO-1449 Citations
12. ☐ Preliminary Amendment
13. ☒ Return Receipt Postcard (MPEP 503)  
(Should be specifically itemized)
14. ☐ \*Small Entity ☐ Statement filed in prior application,  
Statement(s) Status still proper and desired  
(PTO/SB/09-12)
15. ☒ Certified Copy of Japanese Priority Document  
No. 10-221986 Filed: August 5, 1998
16. ☐ Other:

\*A new statement is required to be entitled to pay small entity fees,  
except where one has been filed in a prior application and is being  
relied upon.

17. If a CONTINUING APPLICATION, check appropriate box, and supply the requisite information below and in a preliminary amendment:

☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No. \_\_\_\_\_  
Prior application information: Examiner: \_\_\_\_\_ Group/Art Unit: \_\_\_\_\_

## 18. CORRESPONDENCE ADDRESS

☒ Customer Number or Bar Code Label Customer No. 22204 or ☒ Correspondence address below  
(Insert Customer No. or Attach bar code label here)

Name Eric J. Robinson  
Firm SIXBEY, FRIEDMAN, LEEDOM & FERGUSON, P C  
Address: 8180 Greensboro Drive, Suite 800  
City McLean State VA Zip Code 22102  
Country U S A Telephone (703) 790-9110 FAX (703) 883-0370

Name: Eric J. Robinson Registration No. 38,285

Signature  Date: July 28, 1999

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

# Recent Progress of Low Temperature poly-Si Technology

Hiroshi TSUTSU

Display Device Development Center

Matsushita Electric Industrial Co., Ltd.

## ABSTRACT

Low temperature poly-Si TFT-LCDs with monolithically integrated driver circuits have shown a rapid growth in the market in a few years, because they have some advantages to the conventional a-Si TFT-LCDs. Furthermore, low temperature poly-Si technology has a potential to realize SOP (System On Panel). In this talk, low temperature poly-Si technology is discussed from the point of 1  $\mu\text{m}$  design rule era.

According to our technology roadmap of low temperature poly-Si technology, the first generation of SOP will appear in the middle of the first decade of the twenty-first century. At that time, the device performance will show a mobility of  $\geq 300 \text{ cm}^2/\text{V}\cdot\text{s}$  and a threshold voltage of 1 V, and the design rule will be 1  $\mu\text{m}$ . To realize SOP, I think 1  $\mu\text{m}$  design rule is one of "MUST" technologies. Otherwise the area of integrated peripheral circuits which include D/A converters, latches, decoders, operational amplifiers and so on are too large to be integrated.

By 1  $\mu\text{m}$  era, we will have to address the following issues:

(1) Dilemma of uniformity and performance (grain size - device

size), (2) Short channel effects, and (3) Reliability. I will discuss those issues, and current status and trend of low temperature poly-Si technology.

To obtain higher device performance, it is important to improve poly-Si, gate dielectric, and the interface between poly-Si and gate dielectric. To form poly-Si with larger grain size for better performance, many reports have been published. SLG (Super Lateral Growth) of ELA (Excimer Laser Anneal), ELA after pattern definition of a-Si film, MIC (Metal Induced Crystallization) or MILC (Metal Induced Lateral Crystallization) are some of examples. However, the uniformity gets worse when the grain size gets close to the device size. Although a single crystal with a controlled size at controlled location is the best solution, it is not easy to form a single crystal with a controlled size at controlled location. We found that large grains with (111) orientation can be formed when ELA is done with many shots at a particular energy density. This is a way to obtain high quality poly-Si with good uniformity. CGS (Continuous Grain Silicon), which is not open to public, but is a kind of polycrystalline with the same orientation, is another way to improve both uniformity and performance. It is also important to improve the interface between poly-Si and gate dielectric. We successfully developed new cluster type of equipment, which consists of two plasma-enhanced CVD chambers, an ELA chamber, a transfer chamber, and a loadlock chamber, to

deposit a gate dielectric without exposing the surface to the air.

LDD (Lightly Doped Drain) structure or offset structure has already been introduced to low temperature poly-Si to reduce OFF-current and to improve reliability. Furthermore, LDD is a strong armor to suppress short channel effects. In the 1  $\mu\text{m}$  era, self-aligned LDD is preferable. Channel doping could be used to avoid threshold voltage shift by short channel effects, although we need ten times more precise doping machine than conventional ion doping machine without mass separation.

Hot carriers and a bias-temperature stress degrade poly-Si TFTs. To improve reliability, it is important to eliminate a damage of poly-Si itself and/or to develop damageless process, to improve the interface, and to reduce contamination during TFT array process and from a glass substrate.

## 1. Introduction

The driver-circuit built-in type TFT-LCD made of low temperature poly-Si TFT (Thin Film Transistor) has the following features:

- (1) Narrow frame due to the inclusion of driver circuits
- (2) High opening rate (high transmittance) = high brightness
- (3) High definition
- (4) High reliability

The mass-production of the 2 to 4-inch class small AV panels

based on poly-Si TFT-LCDs for DSC (Digital Still Camera) and DVC (Digital Video Camcorder) in which the above-mentioned features could be fully utilized has begun recently and the market size for poly-Si TFT-LCDs is growing rapidly. Furthermore, the poly-Si TFT-LCDs for 10-inch class panels, which are used for note PCs and for which a-Si TFT-LCDs have been used exclusively, were successfully commercialized and those for 12-inch class panels are also being developed. At the same time, their product range is rapidly increasing.

The low-temperature poly-Si technology is a technology with a high prospect. That is, it has not only the possibility to exceed the conventional a-Si TFT technology with the integrated driver circuits for pixel TFTs but also the potential to realize SOP (System On Panel) with which CPU, memories, etc. are fabricated on the glass substrate.

In this paper, from the viewpoint of the channel-length = 1  $\mu\text{m}$  era where the first step of the real SOP will be realized, the problems which need to be overcome in the future in the field of low-temperature poly-Si technology will be discussed. The progress in the dealings with the problems together with the situation in our company will also be discussed.

## 2. Problems in the channel-length = 1 $\mu\text{m}$ era

### 2-1. Technical roadmap and the necessity of the 1 $\mu\text{m}$ era

Technical roadmap itself is being discussed from various

standpoints even at the present. Table 1 shows a technical roadmap we anticipate though it is not a well established one like the one for LSI semiconductors. We anticipate that we will enter the 1  $\mu$ m design rule era around the year 2003 - 2005. This value of 1  $\mu$ m is equivalent to the design value when 1- or 4-megabit DRAM was designed and manufactured as a LSI semiconductor with the 1.2 or 0.8  $\mu$ m rule, respectively. The performance of devices to be required at that time will be perhaps mobility  $\geq 300$  cm<sup>2</sup>/V·sec and threshold voltage = 1 V. The magnitude of this mobility value is about half the value of single crystal Si. In addition, peripheral driver circuits will need to be digitized and include at least D/A converters, latches and operational amplifiers.

Meanwhile, the present low-temperature poly-Si is designed according to the 4 - 6  $\mu$ m design rule. To shift the present analog point sequential drive to the digital line sequential drive, if we attempt to include a device such as D/A converter the width of frame will be calculated to exceed 10 mm provided that a single bank is used, making it impossible to put the product on the market. Thus, if we attempt to further improve the function of devices aiming at the realization of SOP, the size of their frame becomes larger. For this reason, we think it is absolutely essential to establish the 1  $\mu$ m design rule for the realization of SOP. With the use of 1  $\mu$ m design rule, it is needless to say to be able to achieve both the

increase in the operation speed of devices (high frequency) and the reduction in their power consumption. The section that follows covers the problems on devices in addition to the equipment required for lithography and etching which are essential to realize the 1  $\mu\text{m}$  design rule and the problems associated with the process.

## 2-2. Problems in the 1 $\mu\text{m}$ rule era

### (1) Grain and device with equal size

Fig. 1 shows the structural sectional view of two types of typical low-temperature poly-Si TFT. The one in which the gate electrode is installed on the poly-Si is called the top gate type while the other in which the gate electrode is installed under the poly-Si is called the bottom gate type.

The individual grain (single crystal grain) forming the existing low-temperature poly-Si is about a few hundred nanometers in size. On the other hand, to improve the performance of devices, it has been considered necessary to increase the size of grain and the development work has been conducted according to this concept. Therefore, it is anticipated that the device size (channel size of TFT) is almost equal to grain size in the 1  $\mu\text{m}$  rule era. If some TFTs are formed with a single grain (single crystal grain) and the other TFTs are formed with more than one grain, there will be problems on the uniformity of device. For this reason, it will be a very

important theme to cope with both the increase in the performance of devices and the ensuring of their uniformity.

(2) No scaling rule is applicable.

The scaling rule has been applied to LSI semiconductors as the remarkable reduction in the size of devices was achieved. As a result, when the size of device was changed to  $1/k$ , it was possible to change the parameters of the device and its circuits as shown in Table 2. With this, for example, the power consumption of the device can be reduced to  $1/k^2$ . On the contrary, in the case of low-temperature poly-Si, it is necessary to have a supply voltage at least over [amplitude of LCD driving voltage] + [threshold voltage of TFT] + [margin for scattering and fluctuation] if the device is going to be applied to TFT-LCD panels. Accordingly, unless the lowering in the level of voltage for LCDs progresses according to the scaling rule, the supply voltage does not decrease much, increasing the magnitude of field intensity imposed on the device with the decrease in the component size of the device. As a result, the following problems occur:

- Shorter channel effects appear more strongly.
- The stresses by such parameters as the field intensity and temperature increase due heat generation on the device increase.

All these can be summarized as follows:



- (1) Coexistence of both performance and uniformity of device
- (2) Short channel effects
- (3) Reliability

These three matters will be discussed in details in the next section "Present situation and the approach to the problems."

- (3) Problems related with facilities and process
  - (a) Photolithography

At the present, this instrument can produce 1  $\mu\text{m}$  patterns. As an exposing machine capable of dealing with a large glass substrate, there is one in which a stepper for semiconductors (reduction projection exposure device) is installed on a large stage for LCD. Unfortunately, its field angle (exposure area) is small so that it is not so practical. For this reason, an exposing machine with a larger field angle is required. Here, again, the relationship between the field angle and the focal depth which are mutually contradictory become a problem to be overcome. Furthermore, the distortion and contraction of substrate by heat in the process will become problems, so the lowering in the processing temperature and the development of materials for glass substrate capable of standing the distortion and contraction by heat will be necessary.

- (b) Etching

In the existing manufacturing process of TFT-LCDs, both the wet and dry etching processes are generally intermingled. However, the wet etching is a basically isotropic process, and therefore it is not suitable for fine patterning. For fine patterning, the dry etching capable of carrying out the anisotropic etching and in which the taper control can be achieved more easily is more frequently used recently. Like the complete change from the wet etching process to the dry etching process took place in the 2 - 3  $\mu\text{m}$  rule era of LSI semiconductors, the use of dry etching is becoming essential today for the preparation of low-temperature poly-Si. As an etching with a high speed and a high-selection ratio is required, it is considered to be promising to use a double-channel excitation type technology in which both the formation of plasma and the bias to substrate can be controlled independently or high-density plasma sources such as ECR, ICP and helicon wave.

### 3. Present situation and the approach to the problems

#### 3-1. Coexistence of both performance and uniformity of device

To improve the performance of device, it is important to improve (1) Poly-Si, (2) Dielectric film, and (3) Interface between poly-Si and dielectric film.

##### (1) Polysilicon (poly-Si)

Poly-Si with smaller grain boundary (= large grain size) is desirable. As mentioned previously, if the grain size is

close to the size of device, the problem of scattering arises. Therefore, it will be necessary to take a method in which the uniformity is improved by lowering the barrier of grain boundary even if it is polycrystalline or aim to promote the exclusive use of single crystal. When the single crystal method is used, it is required to form a single crystal with a controlled size at controlled location.

(a) Crystallization by excimer laser

First of all, let's consider the crystallization by ELA (Excimer Laser Anneal) which is currently most commonly used. At this stage, the maximum area which can be crystallized at a time is about up to  $1 \text{ cm}^2$  (there are some experimental machines capable of crystallizing an area of up to  $50 \text{ cm}^2$  at a time). Accordingly, to crystallize the entire surface of substrate, the fractional irradiation needs to be used. In a case like this, to prevent the possible change in the characteristics of device in the areas where one beam overlaps the other, the shape of laser beam to be irradiated is changed to form a line<sup>(1)</sup> or the irradiation of laser beam is applied to substrate whose temperature is kept at  $400^\circ\text{C}$ .<sup>(2)</sup> With the use of these techniques, the crystallization method by ELA has just reached the stage of practical use. However, the stability of energy between pulses of this laser is only about 15 % on a peak-to-peak basis which is considered to be insufficient under the  $1 \mu\text{m}$  rule. The

energy profile of beam edge in the short-axis side of the excimer laser beam and the optical system to ensure the uniformity of energy in the long-axis direction are also the important factors. In addition, as the size of substrate in the 1  $\mu\text{m}$  rule era is thought to become larger than the existing one, it will be necessary to further increase the power of laser and lower COO (Cost Of Ownership) including the running costs of the system.

Regarding the increase in the size of crystal by the excimer laser beam, it has been found that by the repeated irradiation of excimer laser beam with a certain energy-density range the growth of crystal grain in the lateral direction (SLG = Super Lateral Growth)<sup>(3)</sup> occurred, reportedly producing crystal grains which have grown by 2 - 3  $\mu\text{m}$ . However, in this operation it appears to be difficult to control the location of crystal accurately. To overcome this problem, a technique in which this kind of ALA was applied to a-Si after the a-Si had been processed to have a pattern shape in advance has been proposed.<sup>(4)</sup> Our company has also found that by the repeated irradiation of excimer laser beam with a certain energy-density range, SLG as shown in Figs. 2 and 3 occurred and the orientation of grown crystal grains became uniform (111).<sup>5</sup> In this case, it is expected that because the barrier of grain boundary is low the orientation of the crystal becomes uniform though the crystal is not single crystal.

(b) Solid-phase growth

Among the methods using no ELA, the solid-phase growth method using catalysts such as Ni and Pd (MIC = Metal Induced Crystallization, or MILC = Metal Induced Lateral Crystallization) <sup>6-8)</sup> is drawing attention as to the fact that it is suitable for the formation of poly-Si grain with a large particle size. Here, however, it will be essential to carefully examine whether the atoms of catalyst remaining in the film have any adverse effect on the characteristics and reliability of TFT.

The technical details of CGS (Continuous Grain Silicon) <sup>(9)</sup> have not been published yet. However, it has been known that the crystal orientation of CGS was uniform and its grain-boundary barrier was low although CGS was polycrystalline. For this reason, the technology is drawing attention as a promising technique capable of coping with both the performance and uniformity of device.

(c) Direct deposition

There is a technology known as Sentaxy (Selective Nucleation-based Epitaxy) <sup>11)</sup> in which single crystal is directly grown at a controlled location on the dielectric film. In this technology, a material on which silicon can grow easily is selectively arranged as the substrate, and then using that substrate as the seeding base for the growth of crystal the

single crystal is grown. Lowering the processing temperature will be one of the key factors in the development of this technology.

Besides this, as the technologies based on the direct deposition of poly-Si, various methods have been proposed and studied. They include CAT-CVD<sup>(11)</sup> which uses catalyst, CVD<sup>(12)</sup> which uses the high-density plasma source and the high frequency sputtering<sup>(13)</sup>. It is expected that these methods will be developed further.

## (2) Dielectric film

In low-temperature poly-Si, SiO<sub>2</sub> has often been used as the material to prepare gate dielectric film. The formation methods of dielectric film such as NCVD<sup>(14)</sup>, LTO<sup>(15)(16)</sup>, plasma CVD (N<sub>2</sub>O/SiH<sub>4</sub> or TEOS/O<sub>2</sub>)<sup>(17)(18)</sup>, ECR-CVD<sup>(19)</sup>, remote plasma CVD<sup>(20)</sup> and the high-pressure oxidation<sup>(22)</sup> have been proposed and evaluated. In the plasma CVD system, it is a key point to form SiO<sub>2</sub> with good interfacing properties and film quality while suppressing the plasma damage as low as possible. From this kind of viewpoint, ECR-CVD and the remote plasma methods in which the distance between the plasma source and the substrate is relatively large are more advantageous. From the viewpoint of mobility, meanwhile, a value of 640 cm<sup>2</sup>/V·sec which is almost equal to that of MOS-FET made of single crystal Si is reported in the remote plasma method.<sup>(21)</sup> However, there remains a

problem that this method is unable to cope with a large substrate. In the case of heat CVDs like NCVD and LTO, meanwhile, there are no problems associated with plasma damage but the improvement in the bulk characteristics of  $\text{SiO}_2$  itself will be a key point.

With respect to the after-treatment, there is a report <sup>23)</sup> that the formation of  $\text{SiO}_2$  whose bulk characteristics are more like thermal oxide film was achieved by steam annealing.

### (3) Poly-Si/dielectric film interface

As mentioned previously, the structure of TFT is largely classified into two types - the bottom and top gate types. In the case of the bottom gate type, generally both the gate dielectric film and amorphous silicon are continuously formed at first by the CVD equipment, and then the amorphous silicon is converted to poly-Si by its crystallization, preventing the dielectric film/silicon interface from being exposed to the atmosphere. Accordingly, this type has the feature that its interface can be kept clean. In the case of this bottom gate type, however, there are several restrictions in terms of its crystallization process, material used for gate electrode and the self aligning of source drain region. For this reason, this type is considered to be unsuitable for large panels. On the other hand, in the case of the top gate type, as the equipment to form the poly-Si and the equipment to form the gate dielectric

663220 2572960

film are independently used in general, TFT needs to be taken out of the equipment once which exposes the TFT to the atmosphere, leaving the problem about the cleaning of the interface. To overcome this problem, our company prepared new cluster type of equipment (Fig. 4) by combining ELA equipment and the plasma CVD equipment, with which it has been trying the crystallization and the formation of dielectric film on a continuous basis without breaking the vacuum in order to form the better interface.<sup>(23)</sup> Fig. 5 shows the relationship between the mobility and the irradiation energy density by excimer laser when the interface was formed discontinuously or when it was formed continuously. From this figure, it is apparent that at any energy density the interface which was formed continuously has better characteristics. Meanwhile, as a result of the combination of more than two types of equipment into new cluster type of equipment, the problem such as the decrease in the operation rate of facilities as a whole occurred, which needs to be solved. However, there is no doubt that one possibility regarding this technology was opened.

### 3-2. Short channel effects

As the short channel effects, in the case of n-ch TFT, the negative shift in threshold voltage ( $V_{TH}$ ) or the deterioration in sub-threshold swing is generally observed. In the case of LSI semiconductors, as a method to ease the field strength at



the edge of drain which suppresses the deterioration by the short channel effects and hot carriers, the LDD (Lightly Doped Drain) structure has been used. On the other hand, in low-temperature poly-Si, the LDD or offset structure has already been used due to the following reasons:

- (1) To reduce the OFF-current
- (2) To suppress the deterioration by hot carriers

However, in the 1  $\mu\text{m}$  rule era, as the existing method in which the LDD structure is formed by mask alignment is unable to lower the fluctuation in the performance of device, the technology of a self-aligning type LDD or offset structure where the side wall as used for LSI semiconductors is utilized will be an essential technology. If the short channel effects can not be absorbed only by LDD, the control of  $V_{\text{TH}}$  with channel doping, for example, may be considered. As for doping, when channel doping is carried out, it is considered that a doping technology with the order of  $10^{11} \text{ cm}^{-2}$  or higher accuracy by more than one order of magnitude compared with that of the existing technology is necessary. For this reason, the mass separation type doping equipment capable of obtaining higher accuracy more easily is going to become popular in the future. On the other hand, for the formation of source drain section, the non-mass separation type which is commonly used today is likely to be used in the future.

### 3-3. Reliability

With respect to the reliability, a number of reports have been published about the deterioration by hot carriers<sup>21</sup>, BT (Bias-Temperature) deterioration due to the self heat-generation by joule heat<sup>22</sup>, deterioration due to the formation of defective level in polycrystalline Si<sup>23-24</sup> and the deterioration due to the moisture in gate oxide layer.<sup>25</sup>

In the deterioration by hot carriers of LSI semiconductors, the hot carriers which are generated because the field strength at the edge of drain is high enters the dielectric film which leads to the observation of a shift in threshold voltage. Meantime, in the case of poly-Si, the deterioration in ON-current level is mainly observed (Fig. 6). This suggests that the deterioration by hot carriers proceeds in the different manner from the mechanism in LSI semiconductors. In the case of low-temperature poly-Si, it appears to be more likely that by hot carriers the trap level is formed in the interface near the edge of drain or in the poly-Si itself. Therefore, it is important to not only ease the field level by the introduction of LDD structure but also improve the interface and the quality of poly-Si itself.

By the addition of BT (Bias-Temperature) induced stress, a negative shift in threshold voltage can be observed (Fig. 7). This will be accelerated by the joule heat inside the device. In the meanwhile, as low-temperature poly-Si uses a glass

substrate with a low thermal-conductivity value unlike the case of LSI semiconductors, the low heat transfer rate of its glass substrate becomes one of the causes to accelerate the deterioration. In this BT induced deterioration, if the degree of integration in device is increased, the amount of heat generation per unit area of the device increases provided that the supply voltage is kept at the same level as the amount of heat generation due to joule heat is constant. In this deterioration, if there is some impurity such as Na contained inside the device, its diffusion is promoted by heat generation and the acceleration of the negative shift in threshold voltage takes place. Therefore, it will be necessary to pay attention to the diffusion of impurities from glass substrate and the possible contamination in the manufacturing process. More precisely, it will be necessary to review the washing process for the prevention of contamination with inorganic substances and take appropriate controlling measures which are equivalent to those in LSI semiconductor plants such as the introduction of HEPA filter incorporating a chemical filter.

#### 4. Conclusion - to realize SOP -

As has been mentioned so far, there are many problems to be overcome in order to realize the 1  $\mu$ m rule era which will be the first step to SOP. In addition, as to the performance of devices, it will be required that such devices have the

characteristics, uniformity and reliability which are equivalent to those of LSI semiconductors made of single-crystal Si. Though nothing has been mentioned in this paper, to realize SOP with monolithically integrated CPU, memories, tuner, solar battery and various I/O devices, the following will be required:

- (1) Creation of value-added panel concepts and applications which can exceed those of a-Si TFT-LCD
- (2) Design, simulation and TFT modeling technology
- (3) Analog circuit technology which is represented by that of operation amplifiers in addition to digital circuit technology
- (4) Integration technology for functional devices such as sensors, speakers, solar batteries, etc.

We believe that we will be able to establish these technologies necessary for the realization of SOP if all the parties concerned including panel makers and equipment manufacturers make all possible efforts.

#### 5. References

- (1) Y. Sun et al., '94 IDRC Tech. Digest, 134 (1994).
- (2) H. Kuriyama et al., Jpn. J. Appl. Phys., 31, 45550 (1992).
- (3) J.S. Im and H.J. Kim, Appl. Phys. Lett., 64, 2303 (1994).
- (4) T. Sameshima, Jpn. J. Appl. Phys., 32, L1485 (1993).
- (5) H. Nishitani et al., IDW '98, ALCp-1 (1998).

- (6) M.J. Thompson et al., Surf. Sci., 132, 250 (1983).
- (7) G. Liu and S.J. Fonash, Appl. Phys. Lett., 62, 2554 (1993).
- (8) S.W. Lee et al., Appl. Phys. Lett., 66, 1671 (1995).
- (9) H. Chtani et al., SID '98 Digest, 467 (1998).
- (10) T. Yonehara et al., Mat. Res. Soc. Symp. Proc. 106, 21 (1988).
- (11) H. Matsumura, SID '98 Digest, 1189 (1998).
- (12) R. Nozawa et al., J. Appl. Phys., 81, 8035 (1997).
- (13) Y.H. Jang et al., J. Electrochem. Soc., 144, 3973 (1997).
- (14) M. Furuta et al., IDRC '96, 547 (1996).
- (15) Y. Morimoto et al., IEDM '95 Tech Digest, 33.5.1, 837 (1995).
- (16) M. Itoh et al., SID '96 Tech Digest, 17 (1996).
- (17) Y. Yamamoto et al., Asia Display '95, 941 (1995)
- (18) H. Hayashi et al., IEDM '95 Tech Digest, 33.3.1, 829 (1995).
- (19) S. Inoue et al., Asia Display '95, 339 (1995).
- (20) A. Kohno et al., IEEE Trans. Electron Dev., 42, 251 (1995).
- (21) S.S. Kim, AMLCDs '93 Symp. Proc., 145 (1993).
- (22) N. Sano et al., IEEE Wlelectron Device Lett., 66, 2107 (1995).
- (23) Yamamoto et al., submitted to Euro Display '99.
- (24) N.D. Young et al., Semicond. Science Tech. 7, 1183 (1992).
- (25) N. Kato et al., IEDM '92 Tech Digest, 27.3.1, 677 (1992).
- (26) I.W. Wu et al., IEEE Electron Dev. Lett., 11, 167 (1990).

- (26) A.G. Lewis et al., IEDM '91 Tech Digest, 20.6.1, 575 (1991).
- (28) M. Hack et al., IEEE Trans. Electron Dev., 40, 890 (1993).
- (29) K. Okuyama et al., IEDM '93 Tech Digest, 20.5.1, 527 (1993).

SEMICONDUCTOR DEVICE HAVING SEMICONDUCTOR  
CIRCUIT COMPRISING SEMICONDUCTOR ELEMENT,  
AND METHOD FOR MANUFACTURING SAME

5                    FIELD OF THE INVENTION

10            The present invention relates to a structure of a semiconductor device having a semiconductor circuit comprising a semiconductor element, such as an insulating gate type transistor, and a method for manufacturing the same. In particular, it relates to a semiconductor device having a semiconductor circuit comprising a semiconductor element having a wiring formed with a valve metallic film, and a method for manufacturing the same. The semiconductor device of the invention includes not only an element, such as a thin film transistor (TFT) and a MOS transistor, but also an electro-optical device, such as a display device and an image sensor, having a semiconductor circuit comprising the insulating gate type transistor. Furthermore, the semiconductor device of the invention includes an electronic equipment comprising the display device and the electro-optical device.

20                    BACKGROUND OF THE INVENTION

25            An active matrix type liquid crystal display having a pixel matrix circuit and a driver circuit comprising a thin film transistor (TFT) formed on a substrate having an insulating property is receiving attention. The liquid crystal display is utilized as a display device of a size of from 0.5 to 20 inches.

                  At the present time, in order to realize a liquid crystal display capable of conducting highly minute display, a TFT having a

crystalline semiconductor film, such as polysilicon, as an active layer is receiving attention. The TFT having a crystalline semiconductor film as an active layer has a higher operation rate and a higher driving capability than a TFT having an amorphous semiconductor layer as an active layer, but involves a problem in that unevenness in electric characteristics of the respective TFT is large.

One of the policy of development of a liquid crystal display is to develop one having a large area. When a liquid crystal display has a large area, the pixel matrix circuit to be a pixel display part also has a large area, and thus a source wiring and a gate wiring arranged in a matrix form become long to increase a wiring resistance. Furthermore, in order to cope with the demand of high minuteness, the wiring must be thin to make the increase in wiring resistance conspicuous. The source wiring and the gate wiring are connected to a TFT for the respective pixels, and increase in number of pixels brings about a problem of increase in parasitic capacity. In the liquid crystal display, the gate wiring and the gate electrode are generally formed as unified, and the delay of the gate signal becomes conspicuous with the display panel having a large area.

Accordingly, the lower the resistivity of the material of the gate electrode wiring is, the thinner and longer the gate wiring can be, and thus a display panel of a large area can be produced. While Al, Ta and Ti have been used as the material of the gate electrode wiring, Al has been frequently used since Al has the lowest resistivity among them and is a metal capable of being subjected to anodic oxidation. The heat resistance of Al can be increased by forming an anodic oxidation film. However, even at a process temperature of from 300 to 400°C, whiskers and hillocks are formed, and the wiring suffers



deformation and diffusion into an insulating film and an active layer, which become causes of operation failure of the TFT and deterioration of the TFT characteristics.

Furthermore, in order to conduct anodic oxidation, an electrode and a wiring to be subjected to anodic oxidation must be connected to a voltage supplying line, and after completing the anodic oxidation treatment, the voltage supplying line and the unnecessary connection part to the voltage supplying line must be removed by etching. Therefore, in order to produce a thin film transistor by using the anodic oxidation treatment, a space for forming the voltage supplying line and an etching margin are necessary, which prevent integration of the circuit.

In recent years, a high mobility is demanded for a TFT, and it is the major trend that a crystalline semiconductor film having a higher mobility than an amorphous semiconductor film is used as an active layer of the TFT. A conventional TFT is produced in the manner, which will be described below.

An amorphous silicon film is formed on an insulating substrate, and the amorphous silicon film is subjected to a crystallization treatment by heating or irradiation with laser light, to form a polysilicon film (polycrystalline silicon film). After patterning the polysilicon film in a desired shape, a gate insulating film and a layer of a material for forming a gate electrode are accumulated thereon, and a gate electrode is formed by patterning them. An impurity giving a conductivity is then selectively introduced into the polysilicon film to form an impurity region to be a source region and a drain region. After an interlayer insulating film is then accumulated, and a contact hole is formed to expose the source region and the drain

region, a metallic film is formed and patterned to form a metallic wiring in contact with the source region and the drain region. Thus, the production process of the TFT is finished.

In the conventional method described above, after the semiconductor film having an amorphous substance is formed, the gate insulating film is formed after conducting some steps (such as the crystallization step and the patterning step).

Therefore, before forming the gate insulating film, the surface of the crystalline semiconductor film to be an active layer is contaminated or oxidized by an impurity in the air (oxygen and water) or an impurity formed in the steps before the formation of the gate insulating film. When the gate insulating film is formed on the crystalline semiconductor film having the contaminated or oxidized surface, the active layer, particularly the interface characteristics between a channel forming region and the gate insulating film, is deteriorated, to become a cause of unevenness and lowering of the electric characteristics of the TFT.

#### SUMMARY OF THE INVENTION

An object of the invention is to provide a semiconductor device and a method for manufacturing the same, which has a semiconductor circuit comprising a semiconductor element having improved TFT characteristics and uniform characteristics by such a manner that an active layer, particularly an interface between a region forming a channel forming region and a gate insulating film, is improved.

Another object of the invention is to conduct anodic oxidation of a gate wiring without forming a voltage supplying line for anodic oxidation.

Further object of the invention is to produce a semiconductor element with a good yield by preventing diffusion of an aluminum atom and deformation of the wiring due to heating.

In the invention to attain the objects, an underlayer film is formed on an insulating surface; a catalytic element is added to a surface of the underlayer film; an initial semiconductor film and a first gate insulating film are continuously formed; crystallization is conducted by irradiation of an infrared ray or an ultraviolet ray (laser light) through the first gate insulating film; patterning is conducted to obtain an active layer and a gate insulating layer, which have desired shapes; and a second gate insulating film is formed. It is preferred that the irradiation with laser light is also continuously conducted without exposing to the air.

The term continuous forming used herein means that the films are formed continuously with maintaining high vacuum without exposing to the air. For example, it means that the formation of the films is continuously conducted by transporting among chambers without exposing to the air, or the formation of the films is continuously conducted in one chamber without exposing to the air by changing reaction gases.

In the invention, also, a gate electrode is made to have a multi-layer structure; a wiring layer of an upper layer is formed with a material having a low resistance, preferably aluminum or a material mainly comprising aluminum; and a wiring layer of a lower layer is formed with a valve metal having a melting point higher than the material of the wiring layer of the upper layer, preferably tantalum or a material mainly comprising tantalum (such as TaN) that can be subjected to anodic oxidation in the same electrolytic solution as the

material mainly comprising aluminum.

The invention relates to, as a first aspect, a semiconductor device having a semiconductor circuit comprising a semiconductor element, the semiconductor element comprising

5 an active layer comprising a crystalline semiconductor film formed on a surface having an insulating property,

a first insulating film formed in contact with an upper surface of the active layer,

10 a second insulating film formed in contact with a side surface of the active layer and in contact with an upper surface and a side surface of the first insulating film, and

a gate wiring having a multi-layer structure formed in contact with an upper surface of the second insulating layer.

15 The invention also relates to, as a second aspect, a semiconductor device having a semiconductor circuit comprising a semiconductor element, the semiconductor element comprising

an active layer comprising a crystalline semiconductor film formed on a surface having an insulating property,

20 a first insulating film formed in contact with an upper surface of the active layer,

a second insulating film formed in contact with a side surface of the active layer and in contact with an upper surface and a side surface of the first insulating film, and

25 a gate wiring having a multi-layer structure formed in contact with an upper surface of the second insulating layer,

wherein the second insulating film has a film thickness thicker than the first insulating film.

In the aspects described above, it is preferred that the

crystalline semiconductor film is formed by a method comprising

a step of adding a catalytic element promoting crystallization to an initial semiconductor film, and

a step of crystallizing the initial semiconductor film without melting, by irradiating an infrared ray or an ultraviolet ray through the first insulating film.

It is preferred that the catalytic element is at least one selected from the group consisting of Ni, Fe, Co, Pt, Cu, Au and Ge.

It is also preferred that the initial semiconductor film comprises a semiconductor film having an amorphous substance or a semiconductor film having a microcrystalline substance.

In the aspects described above, it is preferred that a concentration of an impurity at an interface between the first insulating film and the active layer is lower than a concentration of an impurity at an interface between the first insulating film and the second insulating film.

In the aspects described above, it is preferred that the gate wiring having a multi-layer structure comprises at least one layer mainly comprising an element selected from the group consisting of aluminum, tantalum, molybdenum, titanium, chromium and silicon.

In the aspects described above, it is preferred that the gate wiring has a multi-layer structure comprising a first conductive film having laminated thereon a second conductive film,

the first conductive film comprises tantalum or a material mainly comprising tantalum, and

the second conductive film comprises aluminum or a material mainly comprising aluminum.

In the aspects described above, it is preferred that the first

insulating film has a film thickness of from 1 to 50 nm, and it is preferred that the second insulating film has a film thickness of from 100 to 200 nm.

In the aspects described above, it is preferred that the active layer comprises a source region, a drain region and a channel forming region formed between the source region and the drain region.

In the aspects described above, it is preferred that at least a part of the source region and the drain region comprises a silicide.

In the aspects described above, it is preferred that an impurity giving an N-type conductivity is added to the source region and the drain region.

In the aspects described above, it is preferred that an impurity giving an N-type conductivity and an impurity giving a P-type conductivity are added to the source region and the drain region.

In the aspects described above, it is preferred that the channel forming region contains a catalytic element promoting crystallization, and

a concentration of the catalytic element in the source region and the drain region is higher than the channel forming region.

The invention relates to, as a third aspect, a method for manufacturing a semiconductor device having a semiconductor circuit comprising a semiconductor element, the method comprising

a step of contacting a catalytic element promoting crystallization to at least a part of an underlayer film having an insulating surface,

a step of continuously forming an initial semiconductor film and a first insulating film on the underlayer film,

a step of crystallizing the initial semiconductor film by

irradiating an infrared ray or an ultraviolet ray through the first insulating film, to obtain a crystalline semiconductor film,

a step of patterning the crystalline semiconductor film and the first insulating film to match an end surface of the initial semiconductor film and an end surface of the first insulating film,

a step of forming a second insulating film to cover the crystalline semiconductor film and the first insulating film, and

a step of forming a gate wiring having a multi-layer structure on the insulating film.

The invention relates to, as a fourth aspect, a method for manufacturing a semiconductor device having a semiconductor circuit comprising a semiconductor element, the method comprising

a step of contacting a catalytic element promoting crystallization to at least a part of an underlayer film having an insulating surface,

a step of continuously forming an initial semiconductor film and a first insulating film on the underlayer film,

a step of crystallizing the initial semiconductor film by irradiating an infrared ray or an ultraviolet ray through the first insulating film, to obtain a crystalline semiconductor film,

a step of patterning the crystalline semiconductor film and the first insulating film to match an end surface of the initial semiconductor film and an end surface of the first insulating film,

a step of forming a second insulating film to cover the crystalline semiconductor film and the first insulating film,

a step of forming a gate wiring having a multi-layer structure on the insulating film,

a step of conducting doping of a phosphorous element to a

region to be a source region and a drain region, and

a step of gettering the catalytic element by conducting a heat treatment.

In the aspects of the method described above, it is preferred that the step of forming the gate wiring having a multi-layer structure comprises

a step of forming a first metallic film on an insulating film,

a step of forming a second metallic film in contact with the first metallic film,

a step of patterning the second metallic film to form a second wiring layer comprising the second metallic film on the first metallic film,

a step of applying a voltage to the first metallic film to conduct anodic oxidation of the second wiring layer and anodic oxidation of the first metallic film, and

a step of selectively removing an anodic oxidation film of the first metallic film to form a first wiring layer.

In the aspects of the method described above, it is preferred that the method further comprises a step of adding an impurity ion giving a conductive type to the crystalline semiconductor film through the first insulating film and the second insulating film.

In the aspects of the method described above, it is preferred that the step of obtaining the crystalline semiconductor film comprises a step of crystallizing the initial semiconductor film without melting the initial semiconductor film.

#### BRIEF DESCRIPTION OF THE DRAWINGS

Figs. 1A to 1E are cross sectional views showing an



embodiment of the production method according to the invention.

Figs. 2A to 2E are cross sectional views showing an embodiment of the production method according to the invention.

Figs. 3A to 3E are cross sectional views showing an embodiment of the production method according to the invention.

Figs. 4A to 4C are enlarged cross sectional views showing an embodiment of the production method according to the invention.

Figs. 5A to 5C are a plan view and cross sectional views showing an example of the production method according to the invention.

Figs. 6A to 6D are cross sectional views showing an example of the production method according to the invention.

Figs. 7A to 7C are cross sectional views showing an example of the production method according to the invention.

Figs. 8A to 8C are cross sectional views showing an example of the production method according to the invention.

Fig. 9 is a cross sectional view showing an example of the production method according to the invention.

Figs. 10A and 10B are plan views showing a pixel matrix circuit and a CMOS circuit.

Fig. 11 is a perspective appearance view showing an active matrix substrate.

Figs. 12A to 12F are perspective views of examples of an electric device.

Figs. 13A to 13D are perspective views and cross sectional views of examples of an electric device.

#### DESCRIPTION OF PREFERRED EMBODIMENTS

The semiconductor device according to the invention and the method for manufacturing the same will be briefly described with reference to Figs. 1A to 1E, 2A to 2E, 3A to 3E, 4A to 4C, and 5A to 5C.

A substrate 100 having an insulating surface is prepared. Examples of the substrate 100 include an insulating substrate, such as a glass substrate, a quartz substrate, crystalline glass and a plastic substrate, a semiconductor substrate (such as a silicon substrate) having an underlayer film, and a metallic substrate (such as a stainless steel substrate) having an underlayer film.

An underlayer film 10 is then formed on the substrate 100 having an insulating surface. Examples of the underlayer film 10 include a silicon oxide film, a silicon nitride film, a silicon oxynitride film ( $\text{SiOxNy}$ ) and a laminated film thereof. The underlayer film can be formed by known methods, such as a reduced pressure CVD method, a thermal CVD method, a plasma CVD method and a sputtering method.

A catalytic element promoting crystallization of a semiconductor material is added to the whole surface of the substrate or the underlayer film, or selectively added to them. The catalytic element can be added by a sputtering method, a CVD method, a plasma treatment method, an adsorption method, an ion implantation method or a method of coating a solution containing the catalytic element. (Fig. 1A) As the catalytic element promoting crystallization, one kind or plural kinds of elements selected from the group consisting of Fe, Co, Ni, Ru, Rh, Pd, Os, Ir, Pt, Cu and Au can be used. A catalytic element of a lattice substitution type (or a melting type), such as Ge and Pb, can also be used. By employing this technique, a crystalline semiconductor film can be produced by a low temperature

process. An example using nickel (Ni) as the catalytic element will be specifically described herein.

An initial semiconductor film 101 and a first gate insulating film 102a are then continuously formed. (Fig. 1B)

5 The term initial semiconductor film used herein is a general term of a semiconductor film, representative examples of which include a semiconductor film having an amorphous substance, such as an amorphous semiconductor film (e.g., amorphous silicon), an amorphous semiconductor film having a microcrystalline substance, 10 and a microcrystalline semiconductor film. These semiconductor films are films comprising an Si film, a Ge film, and a compound semiconductor film (such as, an amorphous silicon germanium film represented by  $\text{Si}_x\text{Ge}_{1-x}$  ( $0 < x < 1$ )). The initial semiconductor film can be formed by known methods, such as a reduced pressure CVD 15 method, a thermal CVD method and a plasma CVD method.

Examples of the first gate insulating film 102a include a silicon oxide film, a silicon nitride film, a silicon oxynitride film ( $\text{SiO}_x\text{N}_y$ ) and a laminated film thereof, in the thickness range of from 1 to 50 nm. The first gate insulating film 102a can be formed by known methods, 20 such as a reduced pressure CVD method, a thermal CVD method, a plasma CVD method and a sputtering method. Furthermore, an oxide film obtained by subjecting the initial semiconductor film 101 to plasma oxidation or thermal oxidation, and a nitride film obtained by subjecting the same to plasma nitriding can also be used as the first 25 gate insulating film.

In the invention, excellent interface characteristics can be obtained by continuously forming the first gate insulating film without exposing to the air after the formation of the initial

semiconductor film. It is preferred that the temperatures on the formation of the films are made identical to relax the stress between the layers. Furthermore, in order to decrease the hydrogen concentration in the film of the initial semiconductor film, it is preferred to conduct a film forming step at a film forming temperature of from 400 to 500°C, or to conduct a heat treatment at a temperature of from 350 to 500°C after conducting the continuous film formation.

The amorphous semiconductor film 101 is irradiated with an infrared ray or an ultraviolet ray through the first gate insulating film 102a to conduct crystallization (hereinafter referred to as laser crystallization) of the same to form a crystalline semiconductor film 103. (Fig. 1C) It is preferred that the laser crystallization is continuously conducted without exposing to the air.

The term crystalline semiconductor film is a general term of a semiconductor film having regularity in the structure thereof, and includes a single crystal semiconductor film, a polycrystalline semiconductor film (such as, a polycrystalline silicon film), a microcrystalline semiconductor film, and a semiconductor film having a structure partly having regularity.

In the case where an ultraviolet ray is used as the crystallization technique, high-intensity light emitted from an excimer laser or an ultraviolet laser may be used, and in the case where an infrared ray is used, high-intensity light emitted from an infrared laser or an infrared lamp may be used. In this embodiment, crystal growth proceeds with progress of diffusion of the catalytic element (Ni) from the interface between the underlayer film and the semiconductor film having an amorphous substance. There are a case

where the semiconductor film having an amorphous substance is crystallized through a molten state, and a case where the semiconductor film having an amorphous substance is crystallized without melting through a solid state or an intermediate state between a solid state and a liquid state, depending on the conditions of the laser crystallization. The conditions of the laser crystallization (such as a wavelength of the laser light, an irradiation intensity, a pulse width, a repeating frequency and an irradiation time) are appropriately determined with considering the film thickness of the first gate insulating film, the film thickness of the semiconductor film having an amorphous substance, and the temperature of the substrate. After completing the laser crystallization, a hydrogenation treatment by a known method may be conducted.

The first gate insulating film and the crystalline semiconductor film are patterned into the desired forms to obtain an active layer 104 comprising a first gate insulating layer 102b and the crystalline semiconductor film. (Fig. 1D)

A second gate insulating film 102c are formed to cover the whole surface of the substrate. (Fig. 1E) Examples of the second gate insulating film include a silicon oxide film, a silicon nitride film, a silicon oxynitride film ( $\text{SiOxNy}$ ) and a laminated film thereof, in the thickness range of from 100 to 200 nm.

A laminated film of a first conductive film 105 and a second conductive film 106 is then formed. (Fig. 2A) Examples of the material of the first conductive film 105 include a material mainly comprising a valve metal, such as a material mainly comprising tantalum (Ta), niobium (Nb), hafnium (Hf), zirconium (Zr), titanium (Ti) and chromium (Cr), in the thickness range of from 1 to 50 nm,

preferably from 5 to 30 nm, and more preferably from 5 to 20 nm. In this embodiment, an example using tantalum (Ta) as the first conductive film is specifically described. Because tantalum has a working function close to that of silicon, tantalum is one of preferred materials that exhibit a small shift in threshold value of the TFT. Furthermore, because tantalum can be subjected to anodic oxidation in the same electrolytic solution as the material mainly comprising aluminum, tantalum is preferred in the invention.

The term valve metal used herein means a metal exhibiting a valve function in that a barrier type anodic oxidation film anodically formed is allowed to pass a cathode electric current but is not allowed to pass an anode electric current. (Denkikagaku Binran (Handbook of Electrochemistry) 4th Ed., edited by Society of Electrochemistry, p. 370, Maruzen (1985))

Examples of the material of the second conductive film include a conductive material having a low resistance for forming a second wiring layer to mainly become a path of an electric charge, such as aluminum and a material mainly comprising aluminum, in a thickness range of from 200 to 500 nm. In this embodiment, an example using an aluminum film as the second conductive film is specifically described.

A resist mask is then formed, and the second conductive film is patterned to form a second wiring layer comprising the second conductive film. (Fig. 2B) The second wiring layer constitutes an upper layer of the gate wiring.

First anodic oxidation is conducted by contacting a probe of an anodic oxidation device to the first conductive film with the resist mask remaining. (Fig. 2C) In the first anodic oxidation, an anodic

oxide of a porous type (porous alumina) 109 is formed on the side surface of the second wiring layer.

After removing the resist mask 108, the probe of the anodic oxidation device is made in contact with the first conductive film to conduct second anodic oxidation. (Fig. 2D) In the second anodic oxidation, an anodic oxide of a barrier type (non-porous alumina) is formed on the surface of the second wiring layer 107c. In the first conductive film, an exposed region and a region, at which the anodic oxide of a porous type 109 is present, are subjected to anodic oxidation, to form tantalum oxide (TaOx) 111. The first conductive film 112 that has not been subjected to anodic oxidation constitutes a wiring layer.

Fig. 4A is an enlarged cross sectional view of the area surrounded with dotted lines in Fig. 2D. On the region where the first conductive film is exposed and subjected to anodic oxidation, tantalum oxide layers 111a and 111c are laminated. On the region in contact with the anodic oxide of a porous type 109, a tantalum layer 112 and tantalum oxide layers 111a and 111b are laminated. The tantalum oxide layer 111c is a region that is formed simultaneously with the production step of the anodic oxide of a porous type 109. The regions 111a and 111b are regions that are formed simultaneously with the production step of the anodic oxide of a barrier type 110. The region 111a invades under the anodic oxide 109 by a length of from 5 to 20 nm. The region 111b becomes tantalum oxide containing Al, or an oxide of an alloy of Ta and Al. The region 111c has a lower denseness than the region 111a.

The tantalum oxide is removed using the anodic oxide film of a porous type as a mask. (Fig. 2E) While the surface of the second gate

insulating film may be slightly etched depending on the etching conditions, it is not shown in the figure for simplicity. The etching may go around the anodic oxide 109 to slightly invade under the anodic oxide depending on the etching conditions, it is not shown in the figure for simplicity.

Maintaining the state in that the surface of the active layer 104 is covered with the gate insulating films 102b and 102c, an impurity ion giving a conductivity is added to the active layer to form impurity regions of P-type and N-type 113 and 114 to be a source region and a drain region. (Fig. 3A) The addition of the ion can be conducted by known method, such as an ion implantation method, a plasma doping method and a laser doping method. In this step, the doping conditions, the dose amount and the acceleration voltage are so adjusted that the impurity ion is added to the active layer passing through the first and second gate insulating films. In this embodiment, an example using boron as an impurity giving a P-type conductivity and phosphorous as an impurity giving an N-type conductivity is specifically described.

Fig. 4B is an enlarged cross sectional view of the area surrounded with dotted lines in Fig. 3A. In the case where this structure is maintained as it is, the TFT is liable to be deteriorated or broken because a voltage is applied as concentrated to an edge of the Ta layer 112 present under the anodic oxides 109 and 111 on the TFT in an on state. Therefore, it is preferred that the Ta layer 112 present under the anodic oxides 109 and 111 is selectively removed or oxidized.

Accordingly, in the invention, the anodic oxide 109 of a porous type is removed with the gate insulating films 102b and 102c



maintained as covering the surface of the active layer, and then the tantalum oxide and the tantalum film present under the region 109 are removed by dry etching using CHF<sub>3</sub>. (Fig. 3B) In the constitution of the invention, because the second gate insulating film functions as an etching stopper to protect the active layer, plural etching treatments can be conducted. At this time, while the surface of the second gate insulating film may be slightly etched, it is not shown in the figure for simplicity. The etching may go around the anodic oxide 110 to slightly invade into the regions 111 and 112 depending on the etching conditions, it is not shown in the figure for simplicity.

An impurity ion giving a conductivity is again added to the active layer to form low concentration impurity regions of a P-type and an N-type 117 and 118. (Fig. 3C) The addition of the ion can be conducted by known method, such as an ion implantation method, a plasma doping method and a laser doping method. A first wiring layer 116 functions as a mask, a region of a lower part of the gate wiring becomes a channel forming region 119.

A heat treatment at a temperature of from 500 to 650°C is conducted for from 0.1 to 12 hours. (Fig. 3D) The heat treatment provides an effect of activating the impurity in the source region and the drain region, an effect of recovering the crystalline structure damaged during the doping step, and an effect of lowering the concentration of the catalytic element in the channel forming region by utilizing the source region and the drain region added with phosphorous as a gettering sink. In this embodiment, nickel moves to be gettered from the channel forming region directly under the gate wiring to the source region and the drain region, in the direction shown by an arrow in Fig. 3D.

Fig. 4C is an enlarged cross sectional view of the area surrounded with dotted lines in Fig. 3C. An anodic oxide 111d is a part of the anodic oxide 111a. As shown in the figure, the surface of the active layer has a structure of covering with the first gate insulating film 102b and the second gate insulating film 102c.

Finally, after forming an interlayer insulating film 120, contact holes for exposing the source region and the drain region are formed, and a metallic layer is formed. The metallic layer is then patterned to form metallic wirings 121 and 122 in contact with the source region and the drain region, respectively. (Fig. 3E) This, the production of the TFT in this embodiment according to the invention is accomplished.

Figs. 5A to 5C are a plan view and cross sectional views in Fig. 3E. Fig. 3E is the same as Fig. 5B, and the cross sectional structural view along the line Z-Z' in Fig. 5B corresponds to Fig. 5A. The plan shape shown in Fig. 5A is simplified to a rectangular shape. The cross sectional structural view along the line X-X' in Fig. 5A corresponds to Fig. 5B, and the cross sectional structural view along the line Y-Y' in Fig. 5A corresponds to Fig. 5C.

The invention will be described with reference to the following examples, but the invention is not construed as being limited thereto.

### EXAMPLE 1

An example of a structure of a semiconductor device having a semiconductor circuit comprising a semiconductor element utilizing the invention will be described with reference to Figs. 10A and 10B.

5 The semiconductor device according to the invention comprises a peripheral driving circuit part and a pixel matrix circuit part formed on one substrate. In this example, for simplicity of the drawings, a CMOS circuit constituting a part of the peripheral driving circuit part and a pixel TFT (N-channel TFT) constituting a part of the pixel matrix  
10 circuit are shown on one substrate.

Figs. 10A and 10B are upper plan views corresponding to Figs. 6A to 6D, 7A to 7C, 8A to 8C and 9. A part cut along the dotted line A-A' in Fig. 10A corresponds to the cross sectional structure of the pixel matrix circuit of Figs. 6A to 6D, 7A to 7C, 8A to 8C and 9, and a  
15 part cut along the line B-B' in Fig. 10B corresponds to the cross sectional structure of the CMOS circuit of Figs. 6A to 6D, 7A to 7C, 8A to 8C and 9, respectively. Fig. 11 is a schematic perspective view of an active matrix substrate comprising a peripheral driving circuit part and a pixel matrix circuit part on one substrate. The active matrix  
20 substrate comprises a substrate 200 having thereon a pixel matrix circuit 701, a scanning line driving circuit 702 and a signal line driving circuit 703, and the scanning line driving circuit 702 and the signal line driving circuit 703 are connected to the pixel matrix circuit 701 by a scanning line 621 and a signal line 603, respectively. In the  
25 vicinity of a point of intersection of the scanning line and the signal line, a pixel TFT 704 connected to the lines is formed, to which a pixel electrode 613 and an auxiliary capacitance 705 are connected.

The both TFTs (thin film transistors) in Fig. 9 are formed on an

underlayer film 201 provided on a substrate 200. In the case of a P-channel TFT of the CMOS circuit, P-type high concentration impurity regions (a source region and a drain region) 801 and 802, a channel forming region 803, and low concentration impurity regions 804 and 805 between the high concentration impurity regions and the channel forming region are formed as an active layer. On the channel forming region, a gate wiring is formed through a laminated film of a first gate insulating film 203b and a second gate insulating film 203c. The gate wiring has a laminated structure comprising a first wiring layer 212 and a second wiring layer 207b, and the second wiring layer is protected by an anodic oxide of a barrier type 210. In a first interlayer insulating film 601 covering thereover, contact holes are formed to connect wirings 604 and 605 to the high concentration impurity region, and a second interlayer insulating film 607 is formed further thereon. A lead wiring 610 is connected to the wiring 605, and a third interlayer insulating film 612 is formed to cover the same.

In the N-channel TFT, N-type high concentration impurity regions (a source region and a drain region) 806 and 807, a channel forming region 809, and low concentration impurity regions 808 and 810 between the high concentration impurity regions and the channel forming region are formed as an active layer. Wirings 605 and 606 are connected to the high concentration impurity region, and a lead wiring 611 is connected to the wiring 606. The structure other than the active layer is the same as the P-channel TFT described above.

The N-channel TFT formed in the pixel matrix circuit has the same structure as the N-channel TFT of the CMOS circuit until the part where the first interlayer insulating film is formed. A wiring 603 is connected to a high concentration impurity region 811, and a wiring

602 is connected to a high concentration impurity region 813. A second interlayer insulating film is formed thereon, and a black mask 609 is then formed. The black mask covers the pixel TFT, and forms an auxiliary capacitance with the wiring 602. A third interlayer insulating film 612 is further formed thereon, and a pixel electrode 613 comprising a transparent conductive film, such as ITO, is connected. A ZnOx film, a InZnOx, or a film comprising alloy metals can be used as a pixel electrode. In this example, while the gate electrode of the pixel TFT of the pixel matrix circuit has a double gate structure, it may be a multi-gate structure, such as a triple gate structure, to suppress unevenness of an off electric current. It may be a single gate structure to increase an opening ratio.

In the structure of the invention, the concentration of the impurity (such as carbon, nitrogen, oxygen, Na, Fe, Cr, Al and Ta) at the interface between the channel forming region and the first gate insulating film is lower than the concentration of the impurity at the interface between the first gate insulating film and the second gate insulating film. In particular, the concentration of the impurity can be controlled in such a manner that the concentration of the impurity, such as carbon, nitrogen and oxygen, at the interface between the channel forming regions 803, 809, 814 and 815 of the respective TFTs and the first gate insulating film 203b is from  $1 \times 10^{19}$  atoms/cm<sup>3</sup> or less, and preferably  $1 \times 10^{16}$  atoms/cm<sup>3</sup> or less. The concentration of an alkali metal impurity (such as Na) and a metal impurity (such as Fe and Cr) can be controlled to  $1 \times 10^{15}$  atoms/cm<sup>3</sup> or less. The concentration of the catalytic element (Ni) used on crystallization can be  $5 \times 10^{17}$  atoms/cm<sup>3</sup>. The concentrations of the impurities herein can be defined by the lowest value of the SIMS data.

The method for manufacturing a semiconductor device according to the invention will be described in detail with references to Figs. 6A to 6D, 7A to 7C, 8A to 8C and 9 below.

A substrate 200 having an insulating surface is prepared. In this example, a glass substrate (Corning 1737, distortion point: 667°C) was used as the substrate 200. A silicon oxide film having a thickness of 200 nm was formed on the surface of the substrate as an underlayer film 201. A nickel acetate solution was coated by using a spinner and dried to form a Ni layer 21. (Fig. 6A) The Ni layer does not form a complete layer. The Ni concentration of the nickel acetate solution is from 1 to 1,000 ppm in weight conversion. In this example, it was 100 ppm. In this state, Ni is maintained on the surface of the underlayer film. While a coating method using a solution is used in this example, Ni can be maintained on the surface of the underlayer film by an ion implantation method or a sputtering method.

An amorphous silicon film 202 and a first gate insulating film 203a are continuously formed. (Fig. 6B) In this example, a chamber for forming the amorphous silicon film and a chamber for forming the gate insulating film are provided, and they are continuously formed by transferring the substrate among the chambers with maintaining high vacuum. In this example, the amorphous silicon film having a thickness of 50 nm was formed by a reduced pressure thermal CVD method using disilane ( $\text{Si}_2\text{H}_6$ ) as a film forming gas, and the first gate insulating film comprising an oxide film having a thickness of 20 nm was formed by a reduced pressure thermal CVD method. The concentration of the impurity, such as carbon, nitrogen and oxygen, in the amorphous silicon film 202 is controlled to  $5 \times 10^{18}$  atoms/cm<sup>3</sup> or

less.

While maintaining the first gate insulating film 203a on the surface, the amorphous silicon film 202 is crystallized by irradiating with an ultraviolet ray or an infrared ray (laser crystallization) to obtain a crystalline silicon film 204. (Fig. 6C) The laser crystallization may be continuously conducted without exposing to the air. In this example, XeCl laser light (= 308 nm) was used. In this example, pulse laser light was irradiated under the crystallization condition in that the semiconductor film having an amorphous substance was not melted to promote crystal growth from the catalytic element, so as to obtain a crystalline semiconductor film. In the crystallization step, nucleus formation from nickel silicide as a nucleus occurs, and the nucleus then grows to crystallize the whole of the film.

The crystalline silicon film and the first gate insulating film are patterned by a dry etching method to form an active layer 205 and a first gate insulating layer 203b as shown in Fig. 6D.

A second gate insulating film 203c having a thickness of 100 nm is formed to cover the whole surface of the substrate, and then a laminated film of a Ta film 206 having a thickness of 20 nm as a first conductive film and an Al film containing 2% by weight of scandium having a thickness of 40 nm as a second conductive film is formed. A resist mask 208 is formed, and the Al film is patterned, to form a second wiring layer 207a. (Fig. 7A)

With the resist mask 208 remaining, a probe of an anodic oxidation device is made in contact with the Ta film to conduct the first anodic oxidation. The anodic oxidation conditions were a 3% oxalic acid aqueous solution (temperature: 10°C) used as an electrolytic solution, a reached voltage of 8 V, a voltage application

time of 40 minutes, and a supplied electric current of 20 mA per substrate. An anodic oxide of a porous type 209 was formed through this step. After removing the resist mask 208, the probe of the anodic oxidation device was again made in contact with the Ta film to  
5 conduct the second anodic oxidation. The anodic oxidation conditions were an ethylene glycol solution containing 3% of tartaric acid used as an electrolytic solution, a temperature of the electrolytic solution of 10C, a reached voltage of 80 V, a voltage application time of 30 minutes, and a supplied electric current of 30 mA per substrate. An  
10 anodic oxide of a barrier type 210 and a tantalum oxide 211 were formed through this step. (Fig. 7B) While the thickness of the region where tantalum oxide is formed is actually increased, it is not shown in the figure for simplicity.

After removing the tantalum oxide by etching using an oxygen  
15 series etchant gas, such as  $\text{CF}_4\text{O}$ , phosphorous as an impurity ion giving an N-type conductivity was added to the active layer by passing through the gate insulating films 203b and 203c by an ion implantation method. The N-channel TFT was then covered with a resist film, and boron as an impurity giving a P-type conductivity was  
20 added to the active layers 217 and 218 by an ion implantation method. (Fig. 7C) The dose amount of boron is such an amount that the concentration of boron in the P-type impurity regions 217 and 218 is from 1.3 to 2 times the concentration of phosphorous added to the N-type impurity regions 213 to 215, 220 and 221. As the method  
25 for adding a phosphorous ion or a boron ion in this example, known method can be employed, such as an ion implantation method, a plasma doping method, a method where a solution containing a phosphorous ion or a boron ion is coated, followed by drying, and a



method where a film containing a phosphorous ion or a boron ion is formed, followed by heating. When the tantalum oxide is removed by etching in the step described above, the second gate insulating film functions as an etching stopper.

5           The anodic oxide of a porous type 209 is removed by a known method. (Fig. 8A) After an etching treatment using a fluorine series etchant gas (such as CHF<sub>3</sub>) is conducted to remove a part shown by numeral 212 present under the anodic oxide 209, an impurity is added to a lower concentration than the impurity concentration in the  
10   step shown in Fig. 7C through the gate insulating film as in the same manner as the step of adding an impurity described above, so as to form low concentration impurity regions having an N-type conductivity 306 to 309, 404 and 405 and a low concentration impurity regions having an P-type conductivity 504 and 505. (Fig.  
15   8B) On etching in the step described above, the second gate insulating film functions as an etching stopper.

          The concentration of phosphorous is adjusted to the range of from  $1 \times 10^{20}$  to  $8 \times 10^{21}$  atoms/cm<sup>3</sup> in the N-type high concentration impurity region, and the range of from  $1 \times 10^{15}$  to  $1 \times 10^{17}$  atoms  
20   /cm<sup>3</sup> in the N-type low concentration impurity region. The region, to which neither a phosphorous ion nor a boron ion is added, becomes an intrinsic or substantially intrinsic channel forming region to be a migration path of a carrier.

          The term, an intrinsic region, used herein means a region  
25   containing no impurity that is capable of changing the Fermi level of silicon, and the term, a substantially intrinsic region, used herein means a region, in which an electron and a hole are completely balanced to offset the conductive type, i.e., a region containing an

impurity giving an N-type or a P-type in a concentration range (from  $1 \times 10^{15}$  to  $1 \times 10^{17}$  atoms/cm<sup>3</sup>) where the threshold value can be controlled, or a region where the conductive type is offset by intentionally adding an impurity of the reverse conductive type.

5 A heat treatment is then conducted in an inert atmosphere or a dry oxygen atmosphere at 450°C or more for from 0.5 to 12 hours. In this example, the heat treatment was conducted at 550°C for 2 hours. (Fig. 8C)

10 Through the heat treatment described above, Ni intentionally added to crystallize the amorphous silicon film is diffused from the channel forming region to the source region and the drain region, respectively, as shown by the arrows in Fig. 8C. This is because these regions contain a phosphorous element in a high concentration, and Ni reaching the source region and the drain region is caught at these  
15 regions (gettering). The gettering of Ni can be sufficiently conducted by a heat treatment at a temperature of from 400 to 600°C for from 0.5 to 4 hours.

As a result, the Ni concentration in the channel forming region can be decreased. The Ni concentrations of the channel forming  
20 regions 304, 305, 403 and 503 can be lowered to a value lower than  $5 \times 10^{17}$  atoms/cm<sup>3</sup>, the lower detection limit of SIMS. The Ni concentration of the source region and the drain region used as a gettering sink is increased to a value higher than the channel forming region.

25 A first interlayer insulating film is formed with a silicon oxide film on the whole surface of the substrate. In this example, a first interlayer insulating film 601 having a thickness of 1  $\mu$ m is formed by a CVD method. Examples of other materials of the interlayer

insulating film include a silicon nitride film, a silicon oxinitride film and a transparent organic resin film, such as an acrylic resin, polyimide and BCB (benzocyclobutene).

Contact holes are then formed, and a metallic film for  
conducting silicidation is selectively formed. A heat treatment is  
conducted to make the regions 811 to 813, 802, 801, 806 and 807 into  
silicide, and only the metallic film is removed. By adding this step,  
the resistance of the contact can be lowered to realize an operation  
frequency on a level of several GHz. Examples of the metallic film to  
be subjected to silicidation include a film comprising a material  
mainly comprising cobalt, titanium, tantalum, tungsten and  
molybdenum. A metallic film not shown in the figure for forming a  
contact electrode is formed. In this example, a three-layer film of a  
titanium film, an aluminum film and a titanium film is formed as the  
metallic film by a sputtering method. Wirings 602 to 606 are formed  
by patterning the metallic film. While a step of silicidation is added in  
this example, it may be omitted.

An organic resin film having a thickness of 1  $\mu\text{m}$  as a second  
interlayer insulating film 125 is formed by a spin coating method. In  
order to form an auxiliary capacitance, a prescribed part 608 is  
thinned by etching. A metallic film having a thickness of 300 nm  
comprising Ti is then formed. A black mask 609 and lead wirings 610  
and 611 are formed by patterning the metallic film.

A third interlayer insulating film 612 is formed with an acrylic  
resin. In this example, a third interlayer insulating film 612 having a  
thickness of 1  $\mu\text{m}$  is formed by spin coating method. In the case  
where a resin film is used, the surface thereof can be flattened as  
shown in the figure.

Contact holes are formed, and a pixel electrode 613 is formed. In this example, an ITO film having a thickness of 100 nm is formed by a sputtering method, and a pixel electrode 613 is formed by patterning the ITO film. A ZnOx film, a InZnOx, or a film comprising alloy metals can be used as a pixel electrode.

A heat treatment in a hydrogen atmosphere at 350°C is conducted for 1 hour to decrease defects in the semiconductor layer. As a result, the state shown in Fig. 9 is obtained.

The TFT structure shown in this example is one example of a top gate type, and the invention is not construed as being limited to the structure of this example. It is easy to apply the invention to a bottom gate type. While a transmission type LCD is produced in this example, it is a mere example of the semiconductor device. By forming the pixel electrode with a metallic film having a high reflective index instead of ITO, and appropriately changing the patterning of the pixel electrode by the practitioner, a reflection type LCD can be easily produced. In the case where a reflection type LCD is produced, when a structure comprising a heat resistant metallic film having laminated thereon an insulating film, or a structure comprising aluminum nitride having laminated thereon an insulating film is used as the underlayer film, it is effective since the metallic film under the insulating film functions as a radiation layer. The order of the steps described above can be appropriately changed by the practitioner.

## EXAMPLE 2

In this example, a crystalline silicon film is obtained in a method different from Example 1. In the step of continuously forming an initial semiconductor film and a first gate insulating film in this example, the first gate insulating film is formed at a film forming temperature of from 400 to 500°C, and then a crystalline silicon film is obtained by a laser crystallization treatment. Since the basic constitution of this example is the same as Example 1, only the differences from Example 1 are described herein.

In this example, a catalytic element (Ni) is maintained by coating a solution containing the catalytic element on the surface of an underlayer film. The Ni concentration of the nickel acetate solution is from 50 to 500 ppm, and preferably from 100 to 200 ppm, in weight conversion. In this example, the concentration was 100 ppm. Under this state, Ni is maintained on the surface of the underlayer film. Thereafter, an initial semiconductor film (an amorphous silicon film having a thickness of 50 nm formed by RF-PCVD) and a first gate insulating film were continuously formed. The film formation temperatures for these films are from 400 to 500°C. In this example, they were controlled to the same temperature, 450°C. By employing such a film forming temperature, a heat treatment of the underlayer film and a treatment of reducing the hydrogen concentration in the semiconductor film having an amorphous substance were simultaneously conducted with the film formation. Furthermore, at the same time of the film formation of the first gate insulating film, nucleus growth in the semiconductor film having an amorphous substance was conducted. By employing the same film formation giving, a stress between the films laminated could be relaxed.

Thereafter, laser light was irradiated through the first gate insulating film, and thus crystallization of the whole film promptly proceeded to obtain a crystalline silicon film. Irradiation of high-intensity light, such as RTA and RTP, may be used instead of the irradiation of laser light. In this example, the crystalline silicon film was obtained by using excimer laser light having a wavelength of 308 nm. In Example 1, pulse laser light was irradiated under the conditions in that the semiconductor film having an amorphous substance was not melted to grow crystals, so that the crystalline semiconductor film was obtained.

The subsequent steps are the same as in Example 1, and therefore descriptions thereof are omitted. As a result, a TFT having excellent TFT characteristics was produced.

### EXAMPLE 3

In this example, a crystalline silicon film is obtained in a method different from Example 1. In this example, the shape of a laser beam is formed into a rectangular shape or a square shape, and a uniform laser crystallization treatment is applied to an area of from several to several hundred cm<sup>2</sup> per one time irradiation. Since the basic constitution of this example is the same as Example 1, only the differences from Example 1 are described herein.

In this example, after forming an underlayer film, a catalytic element (Ni) is maintained by coating a solution containing the catalytic element on the surface of the underlayer film. The Ni concentration of the nickel acetate solution is from 1 to 1,000 ppm in weight conversion. In this example, the concentration was 100 ppm. Under this state, Ni is maintained on the surface of the underlayer film. An initial semiconductor film and a first gate insulating film

were then continuously formed. Thereafter, excimer laser light (wavelength: 248 to 308 nm) was irradiated in an inert or acidic atmosphere to obtain a crystalline silicon film. A heat treatment may be simultaneously conducted. Irradiation of high-intensity light, such as RTA and RTP, may be used instead of the irradiation of laser light.

In this example, the shape of a laser beam having a wavelength of 248 nm was shaped into a rectangular shape or a square shape, and a uniform laser device (SAELC produced by SOPRA) was applied to an area of from several to several hundred cm<sup>2</sup> per one time irradiation, to obtain a crystalline silicon film. Since the laser device can conduct an annealing treatment on a large area by a single shot, and has a large output energy, nucleus growth and crystallization of the whole film can be conducted. In this example, pulse laser light was irradiated under the conditions in that the amorphous semiconductor film was melted to conduct crystal growth from the catalytic element, so that a crystalline semiconductor film was obtained.

The subsequent steps are the same as in Example 1, and therefore descriptions thereof are omitted. As a result, a TFT having excellent TFT characteristics was produced.

This example and Example 2 may be combined.

#### EXAMPLE 4

In this example, a low concentration impurity region (LDD region) is formed in a method different from Example 1. In this example, in a step after removing the anodic oxide 109, heating is conducted at a heating temperature of from 450 to 650°C for from 0.5 to 5 hours, so that the whole of the Ta film present under the anodic oxide 109 is subjected to thermal oxidation. Since the basic constitution of this example is the same as Example 1, only the differences from Example 1 are described herein.

The descriptions of the steps until that shown in Fig. 3A are omitted since they are the same as Example 1. After obtaining the state shown in Fig. 3A and removing the anodic oxide 109, heating was conducted at a heating temperature of 450°C for 2 hours, so that the whole of the exposed Ta film after removing the anodic oxide 109 was subjected to thermal oxidation to be modified into tantalum oxide. Accordingly, a constitution in that the Ta film under 109C is protected by tantalum oxide is obtained.

Thereafter, an impurity giving a conductive type was added to the active layer through the tantalum oxide and the first and second gate insulating films. While addition of an impurity ion was conducted twice in this example, it is preferred that the high concentration impurity region and the low concentration impurity region are simultaneously formed by one time addition of an impurity ion since the process can be shortened.

The subsequent steps are the same as in Example 1, and therefore descriptions thereof are omitted. As a result, a TFT having excellent TFT characteristics was produced.

This example and Examples 2 and 3 may be combined.



### EXAMPLE 5

In this example, a first gate insulating film is formed in a method different from Example 1. Since the basic constitution of this example is the same as Example 1, only the differences from Example 1 are described herein.

In this example, a layer containing a catalytic element is formed on the underlayer film, and a semiconductor film having an amorphous substance is obtained, which is then oxidized without exposing to the air to continuously form a first gate insulating film comprising an oxide film.

In this example, a solution containing nickel was coated on the underlayer film, and immediately after forming an amorphous silicon film thereon, it was subjected to plasma oxidation by using an oxygen gas added with He without exposing to the air, to continuously form the first gate insulating film. In these steps, the film formation is preferably conducted at a temperature in a range of  $450^{\circ}\text{C} \pm 20^{\circ}\text{C}$ . Furthermore, an insulating film may be laminated thereon by a PCVD method to constitute a first gate insulating film having a multi-layer structure. Since the first gate insulating film is obtained by oxidizing the amorphous silicon film, an Si-SiO<sub>2</sub> interface in an extremely good condition can be obtained.

The subsequent steps are the same as in Example 1, and therefore descriptions thereof are omitted. As a result, a TFT having excellent TFT characteristics was produced.

This example and Examples 2 to 4 may be combined.

## EXAMPLE 6

In this example, a crystalline silicon film and a first gate insulating film are formed in a method different from Example 1. In this example, after forming a layer containing a catalytic element (Ni) on a substrate, a microcrystalline semiconductor film is formed as an initial semiconductor film, and a first gate insulating film is continuously formed (plasma oxidation by using an oxygen gas added with He). In this step, the first gate insulating film is formed at a temperature of from 400 to 500°C, and then a crystalline silicon film is obtained by a laser crystallization treatment. Since the basic constitution of this example is the same as Example 1, only the differences from Example 1 are described herein.

In this example, a silicon film having an amorphous substance containing microcrystals and a first gate insulating film (a silicon oxide film obtained by plasma oxidation by using an oxygen gas added with He) were continuously formed. A silicon oxinitride film obtained by plasma nitriding may be used as the first gate insulating film.

Thereafter, when laser light was irradiated through the first gate insulating film, crystallization of the whole film occurred from the microcrystals in the film, and thus a crystalline silicon film was obtained. Irradiation of high-intensity light, such as RTA and RTP, may be used instead of the irradiation of laser light. In this example, excimer laser light having a wavelength of 308 nm was used to obtain the crystalline silicon film. In Example 1, pulse laser light was irradiated under the conditions in that the semiconductor film having an amorphous substance was not melted to grow crystals, so that the crystalline semiconductor film was obtained.

The subsequent steps are the same as in Example 1, and therefore descriptions thereof are omitted. As a result, a TFT having excellent TFT characteristics was produced.

This example and Examples 2 to 5 may be combined.

5 EXAMPLE 7

In this example, a first gate insulating film and a second gate insulating film are formed in a method different from Example 1. Since the basic constitution of this example is the same as Example 1, only the differences from Example 1 are described herein.

10 In this example, after adding a catalytic element (Ni) to an underlayer film, a semiconductor film having an amorphous substance and a first gate insulating film (silicon nitride film) are continuously formed. Thereafter, a crystalline silicon film is obtained by a laser crystallization treatment, and then a second gate insulating film  
15 (silicon oxide film) is formed. In this example, a first gate insulating film comprising silicon nitride ( $\text{SiN}_x$ ) was formed from  $\text{SiH}_4$ ,  $\text{NH}_3$  and  $\text{N}_2$  as a reaction gas by a PCVD method, and after the irradiation of laser light, a second gate insulating film was formed from TEOS and oxygen as a reaction gas by a PCVD method. A silicon oxinitride film  
20 ( $\text{SiO}_x\text{N}_y$ ) may be formed. A gate insulating film comprising a laminated body of three or more layers may be formed.

After forming the second gate insulating film, the second gate insulating film was removed but the first gate insulating film remained in a region of a circuit in that high speed operation took  
25 first preference. At this time, since the etching ratios are different between the first gate insulating film and the second gate insulating film, only the second gate insulating film can be easily removed by using the first gate insulating film as an etching stopper. In a region

of a circuit in that high voltage resistance takes first preference, the first gate insulating film and the second gate insulating film are laminated.

When the gate insulating film is constituted with a laminated body comprising films having different properties, interface characteristics between the crystalline silicon film and the first gate insulating film can be good, and the voltage resistance of the gate insulating film of the TFT can be selectively increased.

The subsequent steps are the same as in Example 1, and therefore descriptions thereof are omitted. As a result, TFTs having gate insulating films having different thickness can be produced on one substrate.

This example and Examples 2 to 6 may be combined.

#### EXAMPLE 8

A CMOS circuit and a pixel matrix circuit produced by practicing the invention can be used in various electro-optical device (such as an active matrix type liquid crystal display, an active matrix type EL display and an active matrix type EC display). Therefore, the invention can be practiced in any electronic device having those electro-optical device as a display medium installed therein.

Examples of the electronic device include a video camera, a digital still camera, a projection display (a rear projection type and a front projection type), a head-mounted display (a goggle-like display), a car navigation system, a personal computer and a portable information terminal (such as a mobile computer, a cellular phone and an electronic book). Examples thereof are shown in Figs. 12A to 12F and 13A to 13D.

Fig. 12A shows a personal computer, which comprises a main

body 2001, an image receiving part 2002, a display device 2003 and a keyboard 2004. The invention can be applied to the image receiving part 2002, the display device 2003 and other signal processing circuits.

5 Fig. 12B shows a video camera, which comprises a main body 2101, a display device 2102, a voice receiving part 2103, an operation switch 2104, a battery 2105 and an image receiving part 2106. The invention can be applied to the display device 2102, the voice receiving part 2103 and other signal processing circuits.

10 Fig. 12C shows a mobile computer, which comprises a main body 2201, a camera part 2202, an image receiving part 2203, an operation switch 2204 and a display device 2205. The invention can be applied to the display device 2205 and other signal processing circuits.

15 Fig. 12D shows a goggle-like display, which comprises a main body 2301, a display device 2302 and an arm part 2303. The invention can be applied to the display device 2302 and other signal processing circuits.

20 Fig. 12E shows a player for a recording medium in which a program is recorded (hereinafter referred to as a recording medium), which comprises a main body 2401, a display device 2402, a speaker part 2403, a recording medium 2404 and an operation switch 2405. In this device, a DVD (digital versatile disk) and a CD are used as the recording medium to play music, movies and games, and to access the Internet. The invention can be applied to the display device 2402 and other signal processing circuits.

25 Fig. 12F shows a digital still camera, which comprises a main body 2501, a display device 2502, an eyepiece 2503, an operation

switch 2504 and an image receiving part (not shown in the figure). The invention can be applied to the display device 2502 and other signal processing circuits.

Fig. 13A shows a front projection display, which comprises a display device 2601 and a screen 2602. The invention can be applied to a display device and other signal processing circuits.

Fig. 13B shows a rear projection display, which comprises a main body 2701, a display device 2702, a mirror 2703 and a screen 2704. The invention can be applied to a display device and other signal processing circuits.

Fig. 13C shows an example of a structure of the display device 2601 and 2702 shown in Figs. 13A and 13B. The display device 2601 and 2702 comprises a light source optical system 2801, mirrors 2802 and 2804 to 2806, a dichroic mirror 2803, a prism 2807, a liquid crystal display device 2808, a retardation plate 2809 and a projection optical system 2810. The projection optical system 2810 is constituted with an optical system comprising a projection lens. While a three-plate system is exemplified in this example, it is not limited thereto but a single plate system may be employed. Furthermore, on the light path shown by the arrow in Fig. 13C, an optical system, such as an optical lens, a film having a polarizing function, a film for adjusting phase difference and an IR film, may be provided by the practitioner.

Fig. 13D shows an example of a structure of the light source optical system 2801 shown in Fig. 13C. In this example, the light source optical system 2801 comprises a reflector 2811, light sources 2812, 2813 and 2814, a polarizing conversion element 2815 and a convergent lens 2816. The light source optical system shown in Fig.

13D is a mere example, but it is not limited thereto. For example, an optical system, such as an optical lens, a film having a polarizing function, a film for adjusting phase difference and an IR film, may be provided in the light source optical system by the practitioner.

5 As described in the foregoing, the field of application of the invention is extremely broad, and the invention can be applied to any electronic device of all the fields. Furthermore, an electronic device of this example can be realized by any combination obtained from Examples 1 to 7.

10 Because a semiconductor device according to the invention has an excellent active layer, particularly excellent interface characteristics between the channel forming region and the first gate insulating film, a semiconductor device having excellent electric characteristics can be obtained.

15 Only a heat treatment at about 450°C can be applied to a conventional single layer gate wiring of aluminum due to a low heat resistance of the aluminum material. Furthermore, in the conventional constitution, it is highly likely that aluminum atoms diffuse into the gate insulating film and the active layer even by the  
20 heat treatment at about 450°C, so as to cause unevenness and lowering of the electric characteristics of the TFT.

However, because the invention has the structure in that the second wiring layer of the gate wiring is protected by the anodic oxide of a barrier type and the first wiring layer, deformation of the second  
25 wiring layer and diffusion of aluminum atoms can be prevented, and thus the upper limit of the heating temperature after the formation of the gate wiring can be set at about from 500 to 650°C.

Accordingly, after the formation of the gate wiring, a heat

treatment for activation of an impurity in the source region and the drain region, a heat treatment for recovering the crystalline structure of the active layer that has been damaged by the doping step, and a heat treatment for lowering the catalytic element concentration in the channel forming region by utilizing the source region and the drain region, to which phosphorous is added, as a gettering sink can be conducted.

Furthermore, because diffusion of a metallic element from the second wiring layer is blocked by the first wiring layer, the impurity concentration of the active layer, particularly the interface between the channel forming region and the first gate insulating film, can be the substantially same as the semiconductor film having an amorphous substance in the state immediately after the film formation.



What is claimed is:

1. A semiconductor device having a semiconductor circuit comprising a semiconductor element, said semiconductor element comprising:

5 an active layer comprising a crystalline semiconductor film formed on a surface having an insulating property;

a first insulating film formed in contact with an upper surface of said active layer;

10 a second insulating film formed in contact with a side surface of said active layer and in contact with an upper surface and a side surface of said first insulating film; and

a gate wiring having a multi-layer structure formed in contact with an upper surface of said second insulating film.

15 2. A device according to claim 1, wherein said crystalline semiconductor film is formed by a process comprising the steps of:

adding an material for promoting crystallization to an initial semiconductor film; and

20 crystallizing said initial semiconductor film without melting, by irradiating an infrared ray or an ultraviolet ray through said first insulating film.

25 3. A device according to claim 2, wherein said material is at least one selected from the group consisting of Ni, Fe, Co, Pt, Cu, Au and Ge.

4. A device according to claim 1, wherein said initial semiconductor film comprises a semiconductor film having an

amorphous substance or a semiconductor film having a microcrystalline substance.

5 5. A device according to claim 1, wherein a concentration of an impurity at an interface between said first insulating film and said active layer is lower than a concentration of an impurity at an interface between said first insulating film and said second insulating film.

10 6. A device according to claim 1, wherein said gate wiring having a multi-layer structure comprises at least one layer mainly comprising an element selected from said group consisting of aluminum, tantalum, molybdenum, titanium, chromium and silicon.

15 7. A device according to claim 1,  
wherein said gate wiring has a multi-layer structure comprising a first conductive film having laminated thereon a second conductive film, and

20 wherein said first conductive film comprises tantalum or a material mainly comprising tantalum and said second conductive film comprises aluminum or a material mainly comprising aluminum.

8. A device according to claim 1, wherein said first insulating film has a film thickness of from 1 to 50 nm.

25 9. A device according to claim 1, wherein said second insulating film has a film thickness of from 100 to 200 nm.

10. A device according to claim 1, wherein said active layer comprises a source region, a drain region and a channel forming region formed between said source region and said drain region.

5 11. A device according to claim 10, wherein at least a part of said source region and said drain region comprises a silicide.

12. A device according to claim 10, wherein an impurity giving an N-type conductivity is added to said source region and said drain region.

13. A device according to claim 10, wherein an impurity giving an N-type conductivity and an impurity giving a P-type conductivity are added to said source region and said drain region.

14. A device according to claim 10, wherein said channel forming region contains a material for promoting crystallization, and wherein a concentration of said material in said source region and said drain region is higher than said channel forming region.

15. A semiconductor device having a semiconductor circuit comprising a semiconductor element, said semiconductor element comprising:

an active layer comprising a crystalline semiconductor film formed on a surface having an insulating property;

a first insulating film formed in contact with an upper surface of said active layer;

a second insulating film formed in contact with a side surface

of said active layer and in contact with an upper surface and a side surface of said first insulating film; and

a gate wiring having a multi-layer structure formed in contact with an upper surface of said second insulating film,

5 wherein said second insulating film has a film thickness thicker than said first insulating film.

16. A device according to claim 15, wherein said crystalline semiconductor film is formed by a process comprising steps of:

10 adding an material promoting crystallization to an initial semiconductor film; and

crystallizing said initial semiconductor film without melting, by irradiating an infrared ray or an ultraviolet ray through said first insulating film.

15 17. A device according to claim 16, wherein said material is at least one selected from the group consisting of Ni, Fe, Co, Pt, Cu, Au and Ge.

20 18. A device according to claim 15, wherein said initial semiconductor film comprises a semiconductor film having an amorphous substance or a semiconductor film having a microcrystalline substance.

25 19. A device according to claim 15, wherein a concentration of an impurity at an interface between said first insulating film and said active layer is lower than a concentration of an impurity at an interface between said first insulating film and said second insulating

film.

20. A device according to claim 15, wherein said gate wiring having a multi-layer structure comprises at least one layer mainly comprising an element selected from said group consisting of aluminum, tantalum, molybdenum, titanium, chromium and silicon.

21. A device according to claim 15, wherein said gate wiring has a multi-layer structure comprising a first conductive film having laminated thereon a second conductive film,

wherein said first conductive film comprises tantalum or a material mainly comprising tantalum, and

wherein said second conductive film comprises aluminum or a material mainly comprising aluminum.

22. device according to claim 15, wherein said first insulating film has a film thickness of from 1 to 50 nm.

23. A device according to claim 15, wherein said second insulating film has a film thickness of from 100 to 200 nm.

24. A device according to claim 15, wherein said active layer comprises a source region, a drain region and a channel forming region formed between said source region and said drain region.

25. A device according to claim 24, wherein at least a part of said source region and said drain region comprises a silicide.

26. A device according to claim 24, wherein an impurity giving an N-type conductivity is added to said source region and said drain region.

5 27. A device according to claim 24, wherein an impurity giving an N-type conductivity and an impurity giving a P-type conductivity are added to said source region and said drain region.

10 28. A device according to claim 24, wherein said channel forming region contains a material promoting crystallization, and wherein a concentration of said material in said source region and said drain region is higher than said channel forming region.

15 29. A method for manufacturing a semiconductor device comprising steps of:

contacting a material for promoting crystallization to at least a part of an underlayer film having an insulating surface;

continuously forming an initial semiconductor film and a first insulating film on said underlayer film;

20 crystallizing said initial semiconductor film by irradiating an infrared ray or an ultraviolet ray through said first insulating film, to obtain a crystalline semiconductor film;

25 patterning said crystalline semiconductor film and said first insulating film to match an end surface of said initial semiconductor film and an end surface of said first insulating film;

forming a second insulating film to cover said crystalline semiconductor film and said first insulating film; and

forming a gate wiring having a multi-layer structure on said

second insulating film.

30. A method according to claim 29, wherein said step of forming said gate wiring having a multi-layer structure comprises  
5 steps of:

forming a first metallic film on said second insulating film;

forming a second metallic film in contact with said first metallic film;

10 patterning said second metallic film to form a second wiring layer comprising said second metallic film on said first metallic film;

applying a voltage to said first metallic film to conduct anodic oxidation of said second wiring layer and anodic oxidation of said first metallic film; and

15 selectively removing an anodic oxidation film of said first metallic film to form a first wiring layer.

31. A method according to claim 29, further comprising a step of adding an impurity ion giving a conductive type to said crystalline semiconductor film through said first insulating film and said second  
20 insulating film.

32. A method according to claim 29, wherein said crystalline semiconductor film is obtained without melting said initial semiconductor film during said step of crystallizing said initial  
25 semiconductor film.

33. A method for manufacturing a semiconductor device comprising steps of:

contacting a material for promoting crystallization to at least a part of an underlayer film having an insulating surface;

continuously forming an initial semiconductor film and a first insulating film on said underlayer film;

5 crystallizing said initial semiconductor film by irradiating an infrared ray or an ultraviolet ray through said first insulating film, to obtain a crystalline semiconductor film;

patterning said crystalline semiconductor film and said first insulating film to match an end surface of said initial semiconductor film and an end surface of said first insulating film;

forming a second insulating film to cover said crystalline semiconductor film and said first insulating film;

forming a gate wiring having a multi-layer structure on said second insulating film;

15 conducting doping of a phosphorous element to a region to be a source region and a drain region; and

gettering said material for promoting crystallization by conducting a heat treatment.

20 34. A method according to claim 33, wherein said step of forming said gate wiring having a multi-layer structure comprises steps of:

forming a first metallic film on said second insulating film;

forming a second metallic film in contact with said first metallic film;

25 patterning said second metallic film to form a second wiring layer comprising said second metallic film on said first metallic film;

applying a voltage to said first metallic film to conduct



anodic oxidation of said second wiring layer and anodic oxidation of said first metallic film; and

selectively removing an anodic oxidation film of said first metallic film to form a first wiring layer.

5

35. A method according to claim 33, further comprising a step of adding an impurity ion giving a conductive type to said crystalline semiconductor film through said first insulating film and said second insulating film.

10

36. A method according to claim 33, wherein said crystalline semiconductor film is obtained without melting said initial semiconductor film during said step of crystallizing said initial semiconductor film.

15

37. A method for manufacturing a semiconductor device comprising steps of:

continuously forming an initial semiconductor film and a first insulating film over a substrate; and

20

crystallizing said initial semiconductor film by irradiating an infrared ray or an ultraviolet ray through said first insulating film.

38. A method according to claim 37 further comprising steps of:

25

patterning said crystalline semiconductor film and said first insulating film to match an end surface of said initial semiconductor film and an end surface of said first insulating film; and

forming a second insulating film to cover said patterned crystalline semiconductor film and said patterned first insulating film.

39. A method according to claim 37, further comprising a step of:  
contacting a material for promoting crystallization to at least  
a part of an underlayer film over said substrate.

40. A method according to claim 37, further comprising a step of  
adding an impurity ion giving a conductive type to said crystalline  
semiconductor film through said first insulating film and said second  
insulating film.

41. A method for manufacturing a semiconductor device  
comprising steps of:

continuously forming an initial semiconductor film and a  
first insulating film over a substrate;

crystallizing said initial semiconductor film by irradiating an  
infrared ray or an ultraviolet ray through said first insulating film, to  
obtain a crystalline semiconductor film; and

patterning said crystalline semiconductor film and said first  
insulating film to match an end surface of said initial semiconductor  
film and an end surface of said first insulating film.






42. A method according to claim 41, further comprising a step of:  
forming a second insulating film to cover said patterned  
crystalline semiconductor film and said patterned first insulating film.

43. A method according to claim 41, further comprising a step of:  
contacting a material for promoting crystallization to at least  
a part of an underlayer film over said substrate.

44. A method according to claim 41, further comprising a step of adding an impurity ion giving a conductive type to said crystalline semiconductor film through said first insulating film and said second  
5 insulating film.

## ABSTRACT OF THE DISCLOSURE

The invention is to provide a semiconductor device having a semiconductor circuit comprising a semiconductor element having improved TFT characteristics and uniform characteristics by improving an active layer, particularly an interface between a region forming a channel forming region and a gate insulating film. In the invention in order to attain the object described above, an material for promoting crystallization is added to a substrate or an underlayer film, an initial semiconductor film and a first gate insulating film are continuously formed, crystallization of the initial semiconductor film is conducted by irradiation of an infrared ray or an ultraviolet ray (laser light) through the first gate insulating film, patterning is conducted to obtain an active layer and the first gate insulating film, which have desired shapes, and a second gate insulating film is formed.



668270 "26T29E60

FIG. 2A




FIG. 2B




FIG. 2C




FIG. 2D




FIG. 2E




FIG.3A




FIG.3B




FIG.3C




FIG.3D





FIG.3E



09362193.072899  
558220"25129850

FIG. 4A




FIG. 4B





FIG. 4C








FIG. 5A




FIG. 5C

Y-Y' SECTION








FIG. 5B

X-X' SECTION






FIG. 7A




FIG. 7B







FIG. 7C

N-TFT  
 CMOS CIRCUIT  
 B-B' SECTION  
 P-TFT  
 PIXEL MATRIX CIRCUIT  
 A-A' SECTION



N-TFT  
 CMOS CIRCUIT  
 B-B' SECTION  
 P-TFT  
 PIXEL MATRIX CIRCUIT  
 A-A' SECTION




FIG. 9

6632/0" 26T29E60




FIG. 10A




FIG. 10B




FIG. 11




FIG. 12A




FIG. 12B




FIG. 12C




FIG. 12D




FIG. 12E




FIG. 12F






FIG. 13A




FIG. 13B

SCREEN




FIG. 13C




FIG. 13D

663240 26T29E60